Abstract-This paper describes a quadrature voltagecontrolled oscillator (QVCO), frequency doubler, and subharmonic mixer (SHM) for a millimeter-wave (mm-wave) frontend implemented in a high-speed InP DHBT technology. The QVCO exhibits large tuning range from 38 to 47.8 GHz with an output power around -15 dBm. The frequency doubler is based on a novel feedback network and demonstrates an output power of -11.5 dBm at an input frequency of 31.4 GHz. The SHM shows a maximum conversion gain at 45 GHz of 10.3 dB with an LO power of only 0 dBm. The mixer is broad-band with more than 7 dB conversion gain from 40-50 GHz. To the authors knowledge the QVCO, frequency doubler, and SHM presents the first mmwave implementations of these circuits in InP DHBT technology.
I. INTRODUCTION
Millimeter-wave operation in the frequency range around 59 -86 GHz is particularly interesting for WLAN, automotive, and wireless gigabit networks [1] . The frequencies around 60 GHz exhibit very strong attenuation due to atmospheric losses, whereas the losses at 80-86 GHz are very moderate and communication systems with several kilometers range and gigabit transmission capacity are feasible. An additional advantage is the large (5 GHz) instantaneous allocated frequency band, which allows for very wideband channels. It has also an advantage in microwave imaging in terms of improved resolution and better visibility than the 94 GHz band. A simplified block diagram for a millimeter-wave front-end is illustrated in figure 1 . Subharmonic operation is chosen due to the difficulties in providing LO power with high spectral purity at these frequencies.
Traditionally, III-V semiconductor technologies, such as, GaAs pHEMTs have domininated the millimeter-wave market. Recently, a lot of effort have been put on associated with SiGe HBT BiCMOS technology for highperformance millimeter-wave applications. This paper describes key circuits for a millimeter-wave front-end implemented in a InP DHBT high-speed technology. The front-end circuits are implemented individually as a first step towards a highly integrated solution. While the research goal is to design circuits for a 80-86 GHz wireless gigabit network, frequency down-scaled circuits will be presented due to the lack of available measurement equipment at these frequencies. The applied design techniques remains however, valid in the full mm-wave frequency band (30-100 GHz).
II. TECHNOLOGY
The circuits were fabricated in a high-speed InP/InGaAs DHBT circuit technology developed at the Alcatel-Thales III-V laboratory [ In mm-wave circuit design transmission lines are used for various purposes such as to form capacitive and inductive stubs needed for matching and bias injection. Due to the lack of backside metallization and via holes in the technology two different approached can be followed for transmission The frequency doubler design is based on a novel second harmonic feedback network. A nonlinear analysis using harmonic-balance technique is performed to estimate the optimum excitation for HBT frequency doubler performance [7] . It turns out to be a signal containing a second harmonic component which must be generated by feeding part of the second harmonic output signal back to the input. This excitation can be derived analytically if a pure sinusoidal excitation is assumed at the internal base-emitter junction. The frequency doubler including the novel second harmonic feedback network is shown in Fig. 5 . The parallel tuned circuit assures maximum isolation between input and output of Qi for the fundamental frequency signal and presents a pure reactance at the second harmonic. This reactance forms a voltage divider together with the input matching network at the second harmonic.
The microphotograph of the fabricated frequency doubler is shown in figure 6 . The die size including pads is 1450x1250 urm2. The transmission lines have been implemented as coplanar wave guides (CPW's). Preliminary on-wafer measurements have been performed on the fabricated circuit. The frequency doubler where originally designed to operate around an input frequency of 41.75 GHz. However, due to changes in the layer stack and unaccounted parasitics in the second harmonic feedback network a shift towards lower frequencies were observed. Despite these facts the benefits of the second harmonic feedback network is evident in the output power versus control voltage shown in Fig. 7 . In this figure a rise in output power of 2.5 dB at an input frequency of 31.4 GHz is observed when the second harmonic feedback network is active. For a properly operating HBT frequency doubler the expected increase in output power is more than 6 dB.
C. Sub-Harmonic Mixer
The sub-harmonic mixer necessary to down-convert the double frequency signal using fundamental frequency oscillator has been designed in the same process. The topology consists of an LO frequency doubler, RF pre-amplifier, and single-ended mixer integrated into a single subharmonic mixer as shown in figure 8 . The single-ended mixer consists of the device Q3, the A/4 d2fLo short-circuited line, and the IF matching circuit. The IF matching circuit assures that unwanted mixing products at the output are shorted to ground. The frequency doubler should convert the externally applied LO excitation at fLo into a 2fLo frequency signal with sufficient amplitude to drive the single-ended mixer. The frequency doubler design is based on reactive termination at the second harmonic at the input side of device Q2 and short circuit termination at the fundamental at the output side. The The microphotograph of the fabricated SHM is shown in figure 9 . The die size including pads is 1450x1250 um2. Similar to the frequency doubler the transmission lines have again been implemented as CPW structures. Figure 10 performance of the SHM is believed to be better with regards to conversion gain and LO power level than other mm-wave SHM published earlier. Fig. 9 . pads).
